FEATURES:
- 3.3 Volt operation saves 60 percent power compared to the functionally compatible 5 Volt 72255/65 Family
- 8,192 x 18-bit storage capacity (IDT72V255)
- 16,384 x 18-bit storage capacity (IDT72V265)
- 15ns read/write cycle time (10ns access time)
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-full flags signal FIFO status
- Programmable Almost Empty and Almost Full flags, each flag can default to one of two preselected offsets
- Program partial flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
- Easily expandable in depth and width
- Independent read and write clocks (permit simultaneous reading and writing with one clock signal)
- Available in the 64-pin Thin Quad Flat Pack (TQFP), 64-pin Slim Thin Quad Flat Pack (STQFP) the 68-pin Pin Grid Array (PGA)
- Output enable puts data outputs into high impedance
- High-performance submicron CMOS technology

DESCRIPTION:
The 72V255/72V265 are functionally compatible versions of the 72255/65 designed to run off a 3.3V supply for exceptionally low power consumption. The IDT72V255/72V265 are monolithic, CMOS, high capacity, high speed, First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and inter-processor communication.

Both FIFOs have an 18-bit input port (Dn) and an 18-bit output port (Qn). The input port is controlled by a free-running clock (WCLK) and a data input enable pin (WEN). Data is written into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously for dual clock operation. An output
enable pin (\(OE\)) is provided on the read port for three-state control of the outputs.

The IDT72V255/72V265 have two modes of operation: In the **IDT Standard Mode**, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the **First Word Fall Through Mode** (FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use.

The IDT72V255/72V265 FIFOs have five flag functions, \(EF/\text{OR}\) (Empty Flag or Output Ready), \(FF/\text{IR}\) (Full Flag or Input Ready), and \(HF\) (Half-full Flag). The \(EF\) and \(FF\) functions are selected in the IDT Standard Mode.

The \(IR\) and \(OR\) functions are selected in the First Word Fall Through Mode. \(IR\) indicates that the FIFO has free space to receive data. \(OR\) indicates that data contained in the FIFO is available for reading.

\(HF\) is a flag whose threshold is fixed at the half-way point in memory. This flag can always be used irrespective of mode.

\(PAE\), \(PAF\) can be programmed independently to any point in memory. They, also, can be used irrespective of mode. Programmable offsets determine the flag threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, such that \(PAE\) can be set at 127 or 1023 locations from the empty boundary and the \(PAF\) threshold can be set at 127 or 1023 locations from the full boundary. All these choices are made with \(LD\) during Master Reset.

In the serial method, \(SEN\) together with \(LD\) are used to load the offset registers via the Serial Input (SI). In the parallel method, \(WEN\) together with \(LD\) can be used to load the offset registers via \(Dn\). \(REN\) together with \(LD\) can be used to read the offsets in parallel from \(Qn\) regardless of whether serial or parallel offset loading is selected.

During Master Reset (MRS), the read and write pointers are set to the first location of the FIFO. The FWFT line selects IDT Standard Mode or FWFT Mode. The \(LD\) pin selects one of two partial flag default settings (127 or 1023) and, also, serial or
parallel programming. The flags are updated accordingly. The Partial Reset (PRS) also sets the read and write pointers to the first location of the memory. However, the mode setting, programming method, and partial flag offsets are not altered. The flags are updated accordingly. PRS is useful for resetting a device in mid-operation, when reprogramming offset registers may not be convenient.

The Retransmit function allows the read pointer to be reset to the first location in the RAM array. It is synchronized to RCLK when RT is LOW. This feature is convenient for sending the same data more than once.

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs within 10 cycles of the faster clock, RCLK or WCLK. During the Power Down state, supply current consumption (ICC2) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the Power Down state.

The IDT72V255/72V265 are depth expandable. The addition of external components is unnecessary. The IR and OR functions, together with REN and WEN, are used to extend the total FIFO memory capacity.

The FS line ensures optimal data flow through the FIFO. It is tied to GND if the RCLK frequency is higher than the WCLK frequency or to Vcc if the RCLK frequency is lower than the WCLK frequency.

The IDT72V255/72V265 is fabricated using IDT’s high speed submicron CMOS technology.

**NOTES:**

1. DNC = Do not connect.
## PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Name</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0–D17</td>
<td>Data Inputs</td>
<td>I</td>
<td>Data inputs for a 18-bit bus.</td>
</tr>
<tr>
<td>MRS</td>
<td>Master Reset</td>
<td>I</td>
<td>MRS initializes the read and write pointers to zero and sets the output register to all zeroes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>During Master Reset, the FIFO is configured for either FWFT or IDT Standard Mode, one of two</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>programmable flag default settings, and serial or parallel programming of the offset settings.</td>
</tr>
<tr>
<td>PRS</td>
<td>Partial Reset</td>
<td>I</td>
<td>PRS initializes the read and write pointers to zero and sets the output register to all zeroes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel),</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>and programmable flag settings are all retained.</td>
</tr>
<tr>
<td>RT</td>
<td>Retransmit</td>
<td>I</td>
<td>Allows data to be resent starting with the first location of FIFO memory.</td>
</tr>
<tr>
<td>FWFT/SI</td>
<td>First Word Fall Through/Serial In</td>
<td>I</td>
<td>During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>this pin functions as a serial input for loading offset registers.</td>
</tr>
<tr>
<td>WCLK</td>
<td>Write Clock</td>
<td>I</td>
<td>When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>programmable registers.</td>
</tr>
<tr>
<td>WEN</td>
<td>Write Enable</td>
<td>I</td>
<td>WEN enables WCLK for writing data into the FIFO memory and offset registers.</td>
</tr>
<tr>
<td>RCLK</td>
<td>Read Clock</td>
<td>I</td>
<td>When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>the programmable registers.</td>
</tr>
<tr>
<td>REN</td>
<td>Read Enable</td>
<td>I</td>
<td>REN enables RCLK for reading data from the FIFO memory and offset registers.</td>
</tr>
<tr>
<td>OE</td>
<td>Output Enable</td>
<td>I</td>
<td>OE controls the output impedance of Qn.</td>
</tr>
<tr>
<td>SEN</td>
<td>Serial Enable</td>
<td>I</td>
<td>SEN enables serial loading of programmable flag offsets</td>
</tr>
<tr>
<td>LD</td>
<td>Load</td>
<td>I</td>
<td>During Master Reset, LD selects one of two partial flag default offsets (127 and 1023) and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>determines programming method, serial or parallel. After Master Reset, this pin enables writing</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>to and reading from the offset registers.</td>
</tr>
<tr>
<td>FS</td>
<td>Frequency Select</td>
<td>I</td>
<td>The FS setting optimizes data flow through the FIFO.</td>
</tr>
<tr>
<td>FF/IR</td>
<td>Full Flag/Input Ready</td>
<td>O</td>
<td>In the IDT Standard Mode, the FF function is selected. FF indicates whether or not the FIFO</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>is space available for writing to the FIFO memory.</td>
</tr>
<tr>
<td>EF/OR</td>
<td>Empty Flag/Output Ready</td>
<td>O</td>
<td>In the IDT Standard Mode, the EF function is selected. EF indicates whether or not the FIFO</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>valid data available at the outputs.</td>
</tr>
<tr>
<td>PAF</td>
<td>Programmable Almost Full Flag</td>
<td>O</td>
<td>PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m which</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>is stored in the Full Offset register. PAF goes LOW if the number of free locations in the FIFO</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>memory is less than m.</td>
</tr>
<tr>
<td>PAE</td>
<td>Programmable Almost Empty Flag</td>
<td>O</td>
<td>PAE goes LOW if the number of words in the FIFO memory is less than offset n which is stored</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>in the Empty Offset register. PAE goes HIGH if the number of words in the FIFO memory is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>greater than offset n.</td>
</tr>
<tr>
<td>HF</td>
<td>Half-full Flag</td>
<td>O</td>
<td>HF indicates whether the FIFO memory is more or less than half-full.</td>
</tr>
<tr>
<td>Q0–Q17</td>
<td>Data Outputs</td>
<td>O</td>
<td>Data outputs for a 18-bit bus.</td>
</tr>
<tr>
<td>VCC</td>
<td>Power</td>
<td></td>
<td>+3.3 Volt power supply pins.</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
<td></td>
<td>Ground pins.</td>
</tr>
</tbody>
</table>
### ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Commercial</th>
<th>Military</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VTERM</td>
<td>Terminal Voltage with respect to GND</td>
<td>−0.5 to +7.0</td>
<td>−0.5 to +7.0</td>
<td>V</td>
</tr>
<tr>
<td>TA</td>
<td>Operating Temperature</td>
<td>0 to +70</td>
<td>−55 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>TBIAS</td>
<td>Temperature Under Bias</td>
<td>−55 to +125</td>
<td>−65 to +135</td>
<td>°C</td>
</tr>
<tr>
<td>TSTG</td>
<td>Storage Temperature</td>
<td>−55 to +125</td>
<td>−65 to +155</td>
<td>°C</td>
</tr>
<tr>
<td>IOUT</td>
<td>DC Output Current</td>
<td>50</td>
<td>50</td>
<td>mA</td>
</tr>
</tbody>
</table>

**NOTE:**
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Commercial</th>
<th>Military</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCM</td>
<td>Military Supply Voltage</td>
<td>3.0</td>
<td>3.3</td>
</tr>
<tr>
<td>VCCC</td>
<td>Commercial Supply Voltage</td>
<td>3.0</td>
<td>3.3</td>
</tr>
<tr>
<td>GND</td>
<td>Supply Voltage</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>—</td>
</tr>
<tr>
<td>VIM</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>—</td>
</tr>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

NOTE:
1. 1.5V undershoots are allowed for 10ns once per cycle.

### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 3.3V ± 0.3V, TA = 0°C to +70°C; Military: Vcc = 3.3V ± 0.3V, TA = −55°C to +125°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Commercial DT72V255L IDT72V265L Commercial tCLK = 15, 20ns</th>
<th>Military DT72V255L IDT72V265L Military tCLK = 20, 25ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>ILI(1)</td>
<td>Input Leakage Current (any input)</td>
<td>−1</td>
<td>—</td>
</tr>
<tr>
<td>ILO(2)</td>
<td>Output Leakage Current</td>
<td>−10</td>
<td>—</td>
</tr>
<tr>
<td>VOH</td>
<td>Output Logic “1” Voltage, IOH = −2 mA</td>
<td>2.4</td>
<td>—</td>
</tr>
<tr>
<td>VOL</td>
<td>Output Logic “0” Voltage, IOH = 8 mA</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>ICC1(3)</td>
<td>Active Power Supply Current</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>ICC2(3,4)</td>
<td>Power Down Current (All inputs = VCC - 0.2V or GND + 0.2V, RCLK and WCLK are free-running)</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Measurements with 0.4 ≤ VIN ≤ VCC.
2. OE = VIH
3. Tested at f = 20 MHz with outputs unloaded.
4. No data written or read for more than 10 cycles.

### CAPACITANCE

(TA = +25°C, f = 1.0MHz)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter(1)</th>
<th>Conditions</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN(2)</td>
<td>Input Capacitance</td>
<td>VIN = 0V</td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>Cout(1,2)</td>
<td>Output Capacitance</td>
<td>VOUT = 0V</td>
<td>10</td>
<td>pF</td>
</tr>
</tbody>
</table>

**NOTES:**
2. Characterized values, not currently tested.
## AC ELECTRICAL CHARACTERISTICS

(Commercial: \( V_{CC} = 3.3V \pm 0.3V, \ TA = 0^\circ C \) to +70°C; Military: \( V_{CC} = 3.3V \pm 0.3V, \ TA = -55^\circ C \) to +125°C)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>fs</td>
<td>Clock Cycle Frequency</td>
<td>—</td>
<td>66.7</td>
<td>—</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>tA</td>
<td>Data Access Time</td>
<td>2</td>
<td>10</td>
<td>2</td>
<td>14</td>
<td>3</td>
</tr>
<tr>
<td>tCLK</td>
<td>Clock Cycle Time</td>
<td>15</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>25</td>
</tr>
<tr>
<td>tCLKH</td>
<td>Clock High Time</td>
<td>6</td>
<td>—</td>
<td>8</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>tCLKL</td>
<td>Clock Low Time</td>
<td>6(2)</td>
<td>—</td>
<td>8</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>tDS</td>
<td>Data Set-up Time</td>
<td>4</td>
<td>—</td>
<td>5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>tDH</td>
<td>Data Hold Time</td>
<td>1</td>
<td>—</td>
<td>1</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>tENS</td>
<td>Enable Set-up Time</td>
<td>4</td>
<td>—</td>
<td>5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>tENH</td>
<td>Enable Hold Time</td>
<td>1</td>
<td>—</td>
<td>1</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>tDS</td>
<td>Load Set-up Time</td>
<td>4</td>
<td>—</td>
<td>5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>tLDH</td>
<td>Load Hold Time</td>
<td>10</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>tRS</td>
<td>Reset Pulse Width(3)</td>
<td>15</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>25</td>
</tr>
<tr>
<td>tRSS</td>
<td>Reset Set-up Time</td>
<td>15</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>25</td>
</tr>
<tr>
<td>tRSR</td>
<td>Reset Recovery Time</td>
<td>15</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>25</td>
</tr>
<tr>
<td>tRSF</td>
<td>Reset to Flag and Output Time</td>
<td>—</td>
<td>15</td>
<td>—</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>tFWFT</td>
<td>Mode Select Time</td>
<td>0</td>
<td>—</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>tRTS</td>
<td>Retransmit Set-Up Time</td>
<td>4</td>
<td>—</td>
<td>5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>tOLZ</td>
<td>Output Enable to Output in Low Z(4)</td>
<td>0</td>
<td>—</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>tOE</td>
<td>Output Enable to Output Valid</td>
<td>3</td>
<td>8</td>
<td>3</td>
<td>10</td>
<td>3</td>
</tr>
<tr>
<td>tOHZ</td>
<td>Output Enable to Output in High Z(4)</td>
<td>3</td>
<td>8</td>
<td>3</td>
<td>10</td>
<td>3</td>
</tr>
<tr>
<td>tWFF</td>
<td>Write Clock to FF or IR</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>12</td>
<td>—</td>
</tr>
<tr>
<td>tREF</td>
<td>Read Clock to FF or IR</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>14</td>
<td>—</td>
</tr>
<tr>
<td>tPAF</td>
<td>Write Clock to PAF</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>12</td>
<td>—</td>
</tr>
<tr>
<td>tPAE</td>
<td>Read Clock to PAE</td>
<td>—</td>
<td>10</td>
<td>—</td>
<td>12</td>
<td>—</td>
</tr>
<tr>
<td>tHF</td>
<td>Clock to HF</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>25</td>
<td>—</td>
</tr>
<tr>
<td>tsKEW1</td>
<td>Skew time between RCLK and WCLK for FF and IR</td>
<td>12</td>
<td>—</td>
<td>15</td>
<td>—</td>
<td>20</td>
</tr>
<tr>
<td>tsKEW2</td>
<td>Skew time between RCLK and WCLK for PAE and PAF</td>
<td>21</td>
<td>—</td>
<td>25</td>
<td>—</td>
<td>35</td>
</tr>
</tbody>
</table>

### NOTES:
1. All AC timings apply to both Standard IDT Mode and First Word Fall Through Mode.
2. For the RCLK line: tCLKL (min.) = 7 ns only when reading the offsets from the programmable flag registers; otherwise, use the table value. For the WCLK line, use the tCLKL (min.) value given in the table.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.

### AC TEST CONDITIONS

- **Input Pulse Levels**: GND to 3.0V
- **Input Rise/Fall Times**: 3ns
- **Input Timing Reference Levels**: 1.5V
- **Output Reference Levels**: 1.5V
- **Output Load**: See Figure 1

---

*Includes jig and scope capacitances.*
SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (D0 - D17)
Data inputs for 18-bit wide data.

CONTROLS:

MASTER RESET (MRS)
A Master Reset is accomplished whenever the Master Reset (MRS) input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and HF will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard Mode, along with EF and FF are selected. EF will go LOW and FF will go HIGH. If FWFT is HIGH, then the First Word Fall through Mode (FWFT), along with IR and OR, are selected. OR will go HIGH and IR will go LOW.

If LD is LOW during Master Reset, then PAE is assigned a threshold 127 words from the empty boundary and PAF is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If LD is HIGH during Master Reset, then PAE is assigned a threshold 1023 words from the empty boundary and PAF is assigned a threshold 1023 words from the full boundary; 1023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.

Regardless of whether serial or parallel offset loading has been selected, parallel reading of the registers is always permitted. (See section describing the LD line for further details).

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

PARTIAL RESET (PRS)
A Partial Reset is accomplished whenever the Partial Reset (PRS) input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, PAE goes LOW, PAF goes HIGH, and HF goes HIGH.

Whenever mode is active at the time of partial reset, IDT Standard Mode or First Word Fall-through, that mode will remain selected. If the IDT Standard Mode is active, then FF will go HIGH and EF will go LOW. If the First word Fall-through Mode is active, then OR will go HIGH, and IR will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming flag settings may not be convenient.

RETRANSMIT (RT)
The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit Setup is initiated by holding RT LOW during a rising RCLK edge. REN and WEN must be HIGH before bringing RT LOW. At least one word, but no more than Full - 2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit Setup (Full = 8,192 words for the 72V255, 16,384 words for the 72V265).

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit Setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard Mode is selected, every word read including the first word following Retransmit Setup requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The deassertion time of EF during Retransmit Setup is variable. The parameter trTF1, which is measured from the rising RCLK edge enabled by RT to the rising edge of EF is described by the following equation:

\[
trTF1 \text{ max.} = 14 \times T_i + 3 \times TRCLK \text{ (in ns)}
\]

where Ti is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.

Regarding FF: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, FF will remain HIGH throughout the setup procedure.

For IDT Standard mode, updating the PAE, HF, and PAF flags begins with the "first" REN-enabled rising RCLK edge following the end of Retransmit Setup (the point at which EF goes HIGH). This same RCLK rising edge is used to access the "first" memory location. HF is updated on the first RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "first" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskeW2 specification is not met, add one more WCLK cycle.)

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting OR HIGH. The change in level will only be noticeable if OR was LOW before setup. During this period, the internal read pointer is set to the first location of the RAM array.

When OR goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the
first word appears on the outputs, no read request necessary. Reading all subsequent words requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: OR is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The assertion time of OR during Retransmit Setup is variable. The parameter trT2, which is measured from the rising RCLK edge enabled by RT to the falling edge of OR is described by the following equation:

\[
\text{trT2 max.} = 14*TF + 4*TRCLK \text{ (in ns)}
\]

where TF is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Note that a Retransmit Setup in FWFT mode requires one more RCLK cycle than in IDT Standard mode.

Regarding IR: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, IR will remain LOW throughout the setup procedure.

For FWFT mode, updating the PAE, HF, and PAF flags begins with the "last" rising edge of RCLK before the end of Retransmit Setup. This is the same edge that asserts OR and automatically accesses the first memory location. Note that, in this case, REN is not required to initiate flag updating. HF is updated on the "last" RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "last" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

RT is synchronized to RCLK. The Retransmit operation is useful in the event of a transmission error on a network, since it allows a data packet to be resent.

**FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)**

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI helps determine whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (REN) line.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (OR) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn, no read request necessary. Subsequent words must be accessed using the Read Enable (REN) line.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. FWFT/SI functions the same way in both IDT Standard and FWFT modes.

**WRITE CLOCK (WCLK)**

A write cycle is initiated on the rising edge of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. The write and read clocks can either be asynchronous or coincident.

**WRITE ENABLE (WEN)**

When Write Enable (WEN) is LOW, data can be loaded into the input register on the rising edge of every WCLK cycle. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow in the IDT Standard Mode, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FF will go HIGH allowing a write to occur. WEN is ignored when the FIFO is full.

To prevent data overflow in the FWFT mode, IR will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, IR will go LOW allowing a write to occur. WEN is ignored when the FIFO is full.

**READ CLOCK (RCLK)**

Data can be read on the outputs, on the rising edge of the read clock (RCLK), when Output Enable (OE) is set LOW. The write and read clocks can be asynchronous or coincident.

**READ ENABLE (REN)**

When Read Enable (REN) is LOW, data is loaded from the RAM array into the output register on the rising edge of the RCLK.

When REN is HIGH, the output register holds the previous data and no new data is loaded into the output register.

In the IDT Standard Mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using REN. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, EF will go HIGH after tFWL1 +tREF and a read is permitted.

In the FWFT Mode, the first word written to an empty FIFO automatically goes to the outputs Qn, no need for any read request. In order to access all other words, a read must be executed using REN. When all the data has been read from the FIFO, Output Ready (OR) will go HIGH, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, OR will go LOW after tFWL2 +tREF, when the first word appears at Qn; if a second word is written into the FIFO, then REN can be used to read it out.

**SERIAL ENABLE (SEN)**

Serial Enable is (SEN) is an enabled used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. SEN is always used in conjunction with LD. When these lines are both LOW,
data at the SI input can be loaded into the input register one bit for each LOW-to-HIGH transition of WCLK. When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded.

SEN functions the same way in both IDT Standard and FWFT modes.

**OUTPUT ENABLE (OE)**

When Output Enable (OE) is enabled (LOW), the parallel output buffers receive data from the output register. When OE is HIGH, the output data bus (Qn) goes into a high impedance state.

**LOAD (LD)**

This is a dual purpose pin. During Master Reset, the state of the Load line (LD) determines one of two default values (127 or 1023) for the PAE and PAF flags, along with the method by which these flags can be programmed, parallel or serial. After Master Reset, LD enables write operations to and read operations from the registers. Only the offset loading method currently selected can be used to write to the registers. Aside from Master Reset, there is no other way to change the loading method. Registers can be read only in parallel; this can be accomplished regardless of whether serial or the parallel loading has been selected.

Associated with each of the programmable flags, PAE and PAF, is one register which can either be written to or read from. Offset values contained in these registers determine how many words need to be in the FIFO memory to switch a partial flag. A LOW on LD during Master Reset selects a default PAE offset value of 07FH (a threshold 127 words from the empty boundary), a default PAF offset value of 07FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on LD during Master Reset selects a default PAE offset value of 3FFH (a threshold 1023 words from the empty boundary), a default PAF offset value of 3FFH (a threshold 1023 words from the full boundary), and serial loading of other offset values.

The act of writing offsets (in parallel or serial) employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

<table>
<thead>
<tr>
<th>LD</th>
<th>WEN</th>
<th>REN</th>
<th>SEN</th>
<th>WCLK</th>
<th>RCLK</th>
<th>Selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td>X</td>
<td>Parallel write to registers: Empty Offset, Full Offset</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td>X</td>
<td>Parallel read from registers: Empty Offset, Full Offset</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td>X</td>
<td>Serial shift into registers: 26 bits for the 72V255, 28 bits for the 72V265, 1 bit for each rising WCLK edge, Starting with Empty Offset, Ending with Full Offset</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td></td>
<td>No Operation</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>Write Memory</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td></td>
<td>Read Memory</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td></td>
<td>No Operation</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
2. The programming method can only be selected at Master Reset.
3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
4. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 2. Partial Flag Programming Sequence
Once serial offset loading has been selected, then programming PAE and PAF proceeds as follows: When LD and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset (13 bits for the 72V255, 14 bits for the 72V265), ending with the Full Offset (13 bits for the 72V255, 14 bits for the 72V265). A total of 26 bits are necessary to program the 72V255; a total of 28 bits are necessary to program the 72V265. Individual registers cannot be loaded serially; rather, both must be programmed in sequence, no padding allowed. PAE and PAF can show a valid status only after the full set of bits have been entered. The registers can be re-programmed, as long as both offsets are loaded. When LD is LOW and SEN is HIGH, no serial write to the registers can occur.

Once parallel offset loading has been selected, then programming PAE and PAF proceeds as follows: When LD and WEN are set LOW, data on the inputs Dn are written into the Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data at the inputs are written into the Full Register. The third transition of WCLK writes, once again, to the Empty Offset Register.

To ensure proper programming (serial or parallel) of the offset registers, no read operation is permitted from the time of reset (master or partial) to the time of programming. (During this period, the read pointer must be pointing to the first location of the memory array.) After the programming has been accomplished, read operations may begin.

Write operations to memory are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One or two offset registers can be written to and then, by bringing LD HIGH, write operations can be redirected to the FIFO memory. When LD is set LOW again, and WEN is LOW, the next offset register in sequence is written to. As an alternative to holding WEN LOW and toggling LD, parallel programming can also be interrupted by setting LD LOW and toggling WEN.

Write operations to memory are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing LD and SEN HIGH, data can be written to FIFO memory via Dn by toggling WEN. When WEN is brought HIGH with LD and SEN restored to a LOW, the next offset bit in sequence is written to the registers via SI. If a mere interruption of serial programming is desired, it is sufficient either to set LD LOW and deactivate SEN or to set SEN LOW and deactivate LD. Once LD and SEN are both restored to a LOW level, serial offset programming continues from where it left off.

Note that the status of a partial flag (PAE or PAF) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not be valid until the appropriate offset word has been written to the register pertaining to that flag. From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves either of the above criteria; PAF will be valid after two more rising WCLK edges plus tPAF, PAE will be valid after the next two rising RCLK edges plus tPAF (Add one more RCLK cycle if ISKEW2 is not met.)

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the output lines when LD is set LOW and REN is set LOW; then, data are read via Qn from the Empty Offset Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the Full Offset Register. The third transition of RCLK reads, once again, from the Empty Offset Register.

It is permissible to interrupt the offset register access sequence with reads or writes to memory. The interruption is accomplished by deasserting REN, LD, or both together. When REN and LD are restored to a LOW level, access of the registers continues where it left off.

LD functions the same way in both IDT Standard and FWFT modes.

**FREQUENCY SELECT input (FS)**

An internal state machine manages the movement of data through the Supersync FIFO. The FS line determines whether RCLK or WCLK will synchronize the state machine. Tie FS to VCC if the RCLK line is running at a lower frequency than the WCLK line. In this case, the state machine will be synchronized to WCLK. Tie FS to GND if the RCLK line is running at a higher frequency than the WCLK line. In this case, the state machine will be synchronized to RCLK. Note that FS must be set so the clock line running at the higher frequency drives the state machine; this ensures efficient handling of the data within the FIFO. If the same clock signal drives both the WCLK and the RCLK pins, then tie FS to GND.

The frequency of the clock tied to the state machine (referred to as the "selected clock") may be changed at any time, so long as it is always greater than or equal to the frequency of the clock that is not tied to the state machine (referred to as the "non-selected clock"). The frequency of the non-selected clock can also be varied with time, so long as it never exceeds the frequency of the selected clock. To be more specific, the frequencies of both RCLK and WCLK may be varied during FIFO operation, provided that, at any given point in time, the cycle period of the selected clock is equal to or less than the cycle period of the non-selected clock.

The selected clock must be continuous. It is, however, permissible to stop the non-selected clock. Note, so long as RCLK is idle, EF/HE and PAE will not be updated. Likewise, as long as WCLK is idle, FF/IR and PAF will not be updated.

Changing the FS setting during FIFO operation (i.e. reading or writing) is not permitted; however, such a change at the time of Master Reset or Partial Reset is all right. FS is an asynchronous input.
OUTPUTS:

FULL FLAG (FF/IR)

This is a dual purpose pin. In IDT Standard Mode, the Full Flag (FF) function is selected. When the FIFO is full (i.e. the write pointer catches up to the read pointer), FF will go LOW, inhibiting further write operation. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset (either MRS or PRS), FF will go LOW after 8,192 writes to the IDT72V255 and 16,384 writes to the IDT72V265.

In FWFT Mode, the Input Ready (IR) function is selected. IR goes LOW when memory space is available for writing in data. When there is no longer any free space left, IR goes HIGH, inhibiting further write operation. If no reads are performed after a reset (either MRS or PRS), IR will go HIGH after 8,193 writes for the IDT72V255 and 16,385 writes for the IDT72V265.

The IR status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert IR is one greater than needed to assert FF in IDT Standard mode.

FF/IR is synchronized to WCLK. It is double-registered to enhance metastable immunity.

EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard Mode, the Empty Flag (EF) function is selected. When the FIFO is empty (i.e. the read pointer catches up to the write pointer), EF will go LOW, inhibiting further read operations. When EF is HIGH, the FIFO is not empty.

When writing the first word to an empty FIFO, the deassertion time of EF is variable, and can be represented by the First Word Latency parameter, tFWL1, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL1 includes any delays due to clock skew and can be expressed as follows:

\[ t_{FWL1} \text{ max.} = 10T_f + 2T_{RCLK} \text{ (in ns)} \]

where \( T_f \) is either the RCLK or the WCLK period, whichever is shorter, and \( T_{RCLK} \) is the RCLK period. Since no read can take place until EF goes HIGH, the tFWL1 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.

In FWFT Mode, the Output Ready (OR) function is selected. OR goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. OR goes HIGH one cycle after RCLK shifts the last word from the FIFO memory to the outputs. Then further data reads are inhibited until OR goes LOW again.

When writing the first word to an empty FIFO, the assertion time of OR is variable, and can be represented by the First Word Latency parameter, tFWL2, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL2 includes any delay due to clock skew and can be expressed as follows:

\[ t_{FWL2} \text{ max.} = 10T_f + 3T_{RCLK} \text{ (in ns)} \]

where \( T_f \) is either the RCLK or the WCLK period, whichever is shorter, and \( T_{RCLK} \) is the RCLK period. Note that the First Word Latency in FWFT mode is one RCLK cycle longer than in IDT Standard mode. The tFWL2 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.

![Figure 3. Offset Register Location and Default Values](image-url)
EF/OR is synchronized to the RCLK. It is double-registered to enhance metastable immunity.

**PROGRAMMABLE ALMOST-FULL FLAG (PAF)**

The Programmable Almost-Full Flag (PAF) will go LOW when the FIFO reaches the Almost-Full condition as specified by the offset m stored in the Full Offset register.

At the time of Master Reset, depending on the state of LD, one of two possible default offset values are chosen. If LD is LOW, then m = 07FH and the PAF switching threshold is 127 words from the Full boundary. If LD is HIGH, then m = 3FFH and the PAF switching threshold is 1023 words away from the Full boundary.

Any integral value of m from 0 to the maximum FIFO depth minus 1 (8,191 words for the 72V255, 16,383 words for the 72V265) can be programmed into the Full Offset register.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (8,192-m) writes to the IDT72V255, and (16,384-m) writes to the IDT72V265.

In FWFT Mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (8,193-m) writes to the IDT72V255, and (16,385-m) writes to the IDT72V265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAF.

Note that even though PAF is programmed to switch LOW during the first word latency period (tFWL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.

PAF is synchronous and updated on the rising edge of WCLK. It is double-registered to enhance metastable immunity.

**PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)**

<table>
<thead>
<tr>
<th>TABLE I — STATUS FLAGS FOR IDT STANDARD MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Number of Words in FIFO Memory</strong></td>
</tr>
<tr>
<td>-----------------------------------------</td>
</tr>
<tr>
<td>72V255</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1 to n (2)</td>
</tr>
<tr>
<td>(n+1) to 4,096</td>
</tr>
<tr>
<td>4,097 to (8192-(m+1))</td>
</tr>
<tr>
<td>(8,192-m) to 8,191</td>
</tr>
<tr>
<td>8,192</td>
</tr>
</tbody>
</table>

**NOTES:**

1. Data in the output register does not count as a ‘word in FIFO memory’. Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.

<table>
<thead>
<tr>
<th>TABLE II — STATUS FLAGS FOR FWFT MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Number of Words in FIFO Memory</strong></td>
</tr>
<tr>
<td>--------------------------------------</td>
</tr>
<tr>
<td>72V255</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1 to n (2)</td>
</tr>
<tr>
<td>(n+1) to 4,096</td>
</tr>
<tr>
<td>4,097 to (8192-(m+1))</td>
</tr>
<tr>
<td>(8,192-m) to 8,191</td>
</tr>
<tr>
<td>8,192</td>
</tr>
</tbody>
</table>

**NOTES:**

1. Data in the output register does not count as a ‘word in FIFO memory’. Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
4. Following a reset (Master or Partial), the FIFO memory is empty and OR = HIGH. After writing the first word, the FIFO memory remains empty, the data is placed into the output register, and OR goes LOW. In this case, or any time the last word in the FIFO memory has been read into the output register; a rising RCLK edge, enabled by REN, will set OR HIGH.
The Programmable Almost-Empty Flag (PAE) will go LOW when the FIFO reaches the Almost-Empty condition as specified by the offset n stored in the Empty Offset register.

At the time of Master Reset, depending on the state of LD, one of two possible default offset values are chosen. If LD is LOW, then \( n = 07FH \) and the PAE switching threshold is 127 words from the Empty boundary; if LD is HIGH, then \( n = 3FFH \) and the PAE switching threshold is 1023 words away from the Empty boundary.

Any integral value of n from 0 to the maximum FIFO depth minus 1 (8,191 words for the 72V255, 16,383 words for the 72V265) can be programmed into the Empty Offset register.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), the PAE will go HIGH after \((n + 1)\) writes to the IDT72V255/72V265.

In FWFT Mode, if no reads are performed after reset (MRS or PRS), the PAE will go HIGH after \((n + 2)\) writes to the IDT72V255/72V265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAE.

Note that even though PAE is programmed to switch HIGH during the first word latency period (tFWL), attempts to read data will be ignored until \( \overline{EF} \) goes HIGH indicating that data is available at the output port. This is true for both timing modes. PAE is synchronous and updated on the rising edge of RCLK. It is double-registered to enhance metastable immunity.

HALF-FULL FLAG (HF)

This output indicates a half-full memory. The rising WCLK edge that fills the memory beyond half-full sets HF LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition also sets HF HIGH.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after \((D/2 + 1)\) writes, where D is the maximum FIFO depth (8,192 words for the IDT72V255, 16,384 words for the IDT72V265).

In FWFT Mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after \((D/2 + 2)\) writes to the IDT72V255/72V265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of HF.

Because HF uses both RCLK and WCLK for synchronization purposes, it is asynchronous.

DATA OUTPUTS (Q0-Q17)

Q0-Q17 are data outputs for 18-bit wide data.
If FWFT = HIGH, OR = HIGH

If FWFT = LOW, EF = LOW

If FWFT = LOW, FF = HIGH

If FWFT = HIGH, IR = LOW

OE = HIGH

OE = LOW

Figure 4. Master Reset Timing
Figure 5. Partial Reset Timing

- **PRS**
- **REN**
- **WEN**
- **RT**
- **SEN**
- **EF/OR**
- **FF/IR**
- **PAE**
- **PAF, HF**
- **Q0 - Q17**

**If FWFT = HIGH,**
- **OE** = HIGH

**If FWFT = LOW,**
- **OE** = LOW

1. OE = HIGH
2. OE = LOW
NOTES:
1. $t_{SKEW1}$ is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH (after one WCLK cycle plus $t_{WFF}$). If the time between the rising edge of RCLK and the rising edge of WCLK is less than $t_{SKEW1}$, then the FF deassertion may be delayed an extra WCLK cycle.
2. $LD = \text{HIGH}$

Figure 6. Write Cycle Timing (IDT Standard Mode)
NOTES:
1. $t_{FWL1}$ contributes a variable delay to the overall first word latency (this parameter includes delays due to skew):
   
   $$t_{FWL1 \text{ max. (in ns)}} = 10^*T_i + 2^* T_{RCLK}$$

   where $T_i$ is either the RCLK or the WCLK period, whichever is shorter, and $T_{RCLK}$ is the RCLK period

2. $LD = \text{HIGH}$

Figure 7. Read Cycle Timing (IDT Standard Mode)
NOTES:

1. $t_{FWL1}$ max. (in ns) = $10 \times T_i + 2 \times T_{RCLK}$

   Where $T_i$ is either the RCLK or the WCLK period, whichever is shorter, and $T_{RCLK}$ is the RCLK period

2. $LD = HIGH$

Figure 8. First Data Word Latency (IDT Standard Mode)
NOTES:
1. $t_{SKEW1}$ is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{FF}$ will go high (after one WCLK cycle plus $t_{WFF}$).
   If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than $t_{SKEW1}$, then the $FF$ deassertion may be delayed an extra WCLK cycle.
2. $LD = HIGH$

Figure 9. Full Flag Timing (IDT Standard Mode)
NOTES:
1. $t_{FWL1} \text{ max. (in ns)} = 10 \times T_f + 2 \times T_{RCLK}$
   Where $T_f$ is either the RCLK or the WCLK period, whichever is shorter, and $T_{RCLK}$ is the period.
2. $LD = \text{HIGH}$

Figure 10. Empty Flag Timing (IDT Standard Mode)
Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes)

NOTE:
1. For the 72V255, X = 12.
   For the 72V265, X = 13.

Figure 12. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT modes)
MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT72V255/72V265 3.3Volt SyncFIFO™
8,192 x 18, 16,384 x 18

5.04 22

NOTES:
1. PAE offset = n
2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
3. tSKEN2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tSKEN2, then the PAE deassertion may be delayed one extra RCLK cycle.

Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes)

NOTE:
1. OE=LOW

Figure 14. Programmable Almost Empty Flag Timing (IDT Standard and FWFT modes)
NOTE:
1. D = maximum FIFO depth = 8,192 for IDT 72V255, 16,384 word for IDT 72V265.
2. Data in the output register does not count as a “word in FIFO memory”. Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
3. $t_{SKEW2}$ is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus $t_{PAF}$). If the time between the rising edge of RCLK and the rising edge of WCLK is less than $t_{SKEW2}$, then the PAF deassertion time may be delayed an extra WCLK cycle.

Figure 15. Programmable Almost Full Flag Timing (IDT Standard and FWFT modes)

NOTE:
1. D = maximum FIFO depth = 8,192 for IDT 72V255, 16,384 word for IDT 72V265.

Figure 16. Half - Full Flag Timing (IDT Standard and FWFT modes)
MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDO72V255/72V265 3.3Volt SyncFIFO™

8,192 x 18, 16,384 x 18

NOTES:

1. tRTF1 contributes a variable delay to the overall retransmit recovery time:
   
   \[ t_{RTF1} \] max = 14\*tR + 3\*tRCLK  (in ns)

   Where tR is either the RCLK or the WCLK period, whichever is shorter, and tRCLK is the RCLK period.

2. Retransmit setup is complete after EF returns HIGH, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.

4. No more than D-2 words (D = 8,192 words for the 72V255, 16,384 words for the 72V265) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, FF will be HIGH throughout the Retransmit Setup procedure.

5. OE=LOW

Figure 17. Retransmit Timing (IDT Standard mode)
### Figure 18. Write Timing (First Word Fall Through Mode)

**NOTES:**

1. $t_{FWL2} \text{ max. (in ns)} = 10 \cdot T_I + 3 \cdot T_{RCLK}$
   where $T_I$ is either the RCLK or the WCLK period, whichever is shorter, and $T_{RCLK}$ is the RCLK period.
2. $t_{SKEW2}$ is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus $t_{PAE}$). If the time between the rising edge of WCLK and the rising edge of RCLK is less than $t_{SKEW2}$, then the PAE deassertion may be delayed one extra RCLK cycle.
3. $LD = \text{HIGH}, \ OE = \text{LOW}$
4. PAE offset = $n$, PAF offset = $m$, $D$ = maximum FIFO depth = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265. 

---

**WCLK**

**WEN**

**D0 - D17**

$W_1$ $W_2$ $W_{n+1}$ $W_{[n+2]}$ $W_{[n+4]}$ $W_{[D/2+1]}$ $W_{[D/2+2]}$ $W_{[D-m+1]}$ $W_{[D-m]}$ $W_{D}$ $W_{D+1}$

$W_{[n+3]}$ $W_{[n+4]}$ $W_{[D-m+2]}$ $W_{[D-m+3]}$

**RCLK**

**REN**

**Q0 - Q17**

**OR**

**PAE**

**HF**

**PAF**

**TR**
NOTES:
1. \( t_{\text{SKEW1}} \) is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW (after one WCLK cycle plus \( t_{\text{WFF}} \)). If the time between the rising edge of RCLK and the rising edge of WCLK is less than \( t_{\text{SKEW1}} \), then the IR assertion may be delayed an extra WCLK cycle.
2. \( t_{\text{SKEW2}} \) is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus \( t_{\text{PAF}} \)). If the time between the rising edge of RCLK and the rising edge of WCLK is less than \( t_{\text{SKEW2}} \), then the PAF deassertion may be delayed an extra WCLK cycle.
3. LD = HIGH
4. PAE Offset = n, PAF Offset = m, \( D \) = maximum FIFO depth = 8,192 words for the IDT72V255, 16,384 words for the IDT72V265.

Figure 19. Read Timing (First Word Fall Through Mode)
NOTES:
1. $t_{RTF2}$ contribute a variable delay to the overall retransmit time:
   $$t_{RTF2} = 14T_i + 4T_{RCLK} \text{ (in ns)}$$
   Where $T_i$ is either the RCLK or the WCLK period, whichever is shorter, and $T_{RCLK}$ is the RCLK period.
2. Retransmit set up is complete after OR returns LOW, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: OR is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.
3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.
4. No more than D-2 words (D = 8,192 words for the 72V255, 16,384 words for the 72V265) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, OE will be LOW throughout the Retransmit Setup procedure.
5. OE=LOW

Figure 20. Retransmit Timing (FWFT mode)
OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72V255/72V265 may be used when the application requirements are for 8,192/16,384 words or less. The IDT72V255/72V265 can always be used in Single Device Configuration, whether IDT Standard Mode or FWFT Mode has been selected. No special setup procedure is necessary.

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the EF and FF functions in IDT Standard mode and the IR and OR functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for EF/FF deassertion and IR/OR assertion to vary by one cycle between FIFOs. In IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO, and separately ANDing FF of every FIFO. In FWFT mode, composite flags can be created by ORing OR of every FIFO, and separately ORing IR of every FIFO. Figure 22 demonstrates an 36-word width by using two IDT72V255/72V265s. Any word width can be attained by adding additional IDT72V255/72V265s.

DEPTH EXPANSION CONFIGURATION

The IDT72V255/72V265 can easily be adapted to applications requiring more than 8,192/16,384 words of buffering. In FWFT mode, the FIFOs can be arranged in series (the data outputs of one FIFO connected to the data inputs of the next)—no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 23 shows a depth expansion using two IDT72V255/72V265s.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain—no read operation is necessary. Each time the data word appears at the outputs of one FIFO, that device’s OR line goes LOW, enabling a write to the next FIFO in line.

The OR assertion time is variable and is described with the help of the tFWL2 parameter, which includes delay caused by clock skew:

\[ t_{FWL2} \text{ max.} = 10^*Tf + 3^*TRCLK \]

where TRCLK is the RCLK period and Tf is either the RCLK or the WCLK period, whichever is shorter.

The maximum amount of time it takes for a word to pass from the inputs of the first FIFO to the outputs of the last FIFO in the chain is the sum of the delays for each individual FIFO:

\[ t_{FWL2(1)} + t_{FWL2(2)} + \ldots + t_{FWL2(N)} + N^*TRCLK \]

where N is the number of FIFOs in the expansion. Note that the additional RCLK term accounts for the time it takes to pass data between FIFOs.

The ripple down delay is only noticeable for the first word.

Figure 21. Block Diagram of Single 8,192x18/16,384x18 Synchronous FIFO
written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's IR line goes LOW, enabling the preceding FIFO to write a word to fill it.

The amount of time it takes for IR of the first FIFO in the chain to assert after a word is read from the last FIFO is the sum of the delays for each individual FIFO:

\[ N \times (3 \times \text{TWCLK}) \]

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that one of the three WCLK cycle accounts for TSKEW1 delays.

In a Supersync depth expansion, set FS individually for each FIFO in the chain. The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in moving, as quickly as possible, data to the end of the chain and free locations to the beginning of the chain.
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>IDT XXXXX</th>
<th>X Power</th>
<th>XX Speed</th>
<th>X Package</th>
<th>Process / Temperature Range</th>
<th>Clock Cycle Time (t\text{CLK})</th>
<th>Speed in Nanoseconds</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Power</td>
<td></td>
<td></td>
<td></td>
<td>BLANK Com'l Only</td>
<td>Com'l Only 15</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B Military Only</td>
<td>20 Com'l &amp; Mil.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>G Pin Grid Array (PGA)</td>
<td>25 Mil. Only</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PF Thin Plastic Quad Flatpack</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TF Slim Thin Quad Flatpack</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Device Type**
- IDT 72V255: 8,192 x 18 3.3V Synchronous FIFO
- IDT 72V265: 16,384 x 18 3.3V Synchronous FIFO

**Process / Temperature Range**
- BLANK Commercial (0°C to +70°C)
- B Military (−55°C to +125°C)
- G Compliant to MIL-STD-883, Class B